| LVS / PDK/ Runsets libraries development
Physical design and synthesis
Static timing analysis
Place and route.
Development of clocking and reset architectures,
Development of timing constraints,
Place & Route,
Timing closure of Design,
Logic Equivalence Checking.
Managing external backend services
** Assura, Calibre, IC design Tools, Virtuoso.