Senior Verification Engineer

A temporary position Requirements: 7 and more yearf of experience in System Verilog/UVM  RTL verification, FPGA design verification, Full Chip verification experience JB-265