We are looking for a logic design engineer to handle RTL design for new blocks and legacy blocks, chip integration, block level and top level verification, RTL simulations and gate level simulations.
Requirements:
RTL coding experience
B.Sc/M.Sc in EE or CS