Senior Verification Engineer

Help establish verification environment and tools
Writning test benchs in VHDL
Coding in System Verilog

JB-392

Experience in VHDL, SystemVerilog
Experience with AXI protocol

    לשליחת קורות חיים צרף/פי קובץ


    מספר משרה

    Leave a Reply

    Your email address will not be published. Required fields are marked *